Performance Evaluation of Digital Pixel Readout Chip Architecture Operating at Very High Rate through a Reusable UVM Simulation Framework