In this paper we present the architecture of a DSP/FPGA based hardware platform, conceived to leverage programmable logic processing power for high definition video processing. The system is reconfigurable and scalable, since multiple boards may be parallelized to speed-up the most demanding tasks. JPEG 2000 and H.264, both at HD and Super HD resolutions, have been simulated and their performance found on the embedded processing cores. The TI TMS320C6455 DSP has been selected for the instruction set dedicated to Galois field arithmetic, used in the JPWL standard. The results show that real-time, or near real-time, encoding is viable, and the modularity of the architecture allows for parallelization and performance scalability.
Implementation of a Reprogrammable DSP/FPGA Based Platform for Real-Time HD Video Coding
FIORUCCI, FEDERICO;VERDUCCI, LUDOVICO;MICANTI, PAOLO;BARUFFA, Giuseppe;FRESCURA, Fabrizio
2010
Abstract
In this paper we present the architecture of a DSP/FPGA based hardware platform, conceived to leverage programmable logic processing power for high definition video processing. The system is reconfigurable and scalable, since multiple boards may be parallelized to speed-up the most demanding tasks. JPEG 2000 and H.264, both at HD and Super HD resolutions, have been simulated and their performance found on the embedded processing cores. The TI TMS320C6455 DSP has been selected for the instruction set dedicated to Galois field arithmetic, used in the JPWL standard. The results show that real-time, or near real-time, encoding is viable, and the modularity of the architecture allows for parallelization and performance scalability.I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
