A Scalable VLSI Architecture for Binary Prefix Sums